Category Uncategorized

FitOptiVis Technical Meeting

October 23, 2018 Uncategorized

The FitOptiVis Technical Meeting was held in Cagliari on 23 October 2018. IDEA Lab is very proud to be part of this new ECSEL European project in which Francesca is co-leading on the exploitation and innovation side.

Continue Reading →

IDEA LabFollow

Retweet on Twitter IDEA Lab Retweeted

Comp4Drones @ECSEL_C4D·

14 May

UNIVAQ and UNISS presented demo and poster: “JOINTER: Joining flexible monitors with heterogeneous architectures” at University Booth at #virtual #DATEconference 2020.
Find the tutorial video: https://youtu.be/w7EoDlxgzI0

Reply on Twitter 1260828613286539264 Retweet on Twitter 12608286132865392644 Like on Twitter 12608286132865392644 Twitter 1260828613286539264

Retweet on Twitter IDEA Lab Retweeted

FitOptiVis @FitOptiVis·

30 Apr

Interested in runtime reconfigurable hardware platforms? Check out #MDC by @IdeaLabUniss and @unicaeolab. Download at https://github.com/mdc-suite/mdc and see video tutorials https://www.youtube.com/playlist?list=PLql1YxTzHalZztJPu7wn0uzAYbr81QTpH

Reply on Twitter 1255800554569240576 Retweet on Twitter 12558005545692405764 Like on Twitter 12558005545692405765 Twitter 1255800554569240576

IDEA Lab @IdeaLabUniss·

21 Apr

Extended video, with the step-by-step usage of JOINTER is available on our YouTube channel. @FitOptiVis @ECSEL_C4D @CERBERO_h2020 @DateConference https://youtu.be/w7EoDlxgzI0

Reply on Twitter 1252588633552556033 Retweet on Twitter 12525886335525560331 Like on Twitter 12525886335525560332 Twitter 1252588633552556033

Retweet on Twitter IDEA Lab Retweeted

Tiziana Fanni @Tiziana_Fanni·

15 Apr

Cooperation and crossfertilization among Projects always lead to the best results! @FitOptiVis @ECSEL_C4D @CERBERO_h2020 @IdeaLabUniss @unicaeolab @univaq https://twitter.com/87vgiakomo/status/1250335985063219202

Reply on Twitter 1250390680830181376 Retweet on Twitter 12503906808301813764 Like on Twitter 12503906808301813768 Twitter 1250390680830181376

Retweet on Twitter IDEA Lab Retweeted

Giacomo Valente @87vgiakomo·

15 Apr

How to deal with then complexity of introducing a monitoring system within FPGA-oriented accelerators? Here is a joint work among University of L'Aquila, Sassari and Cagliari. Check it: https://youtu.be/w7EoDlxgzI0 Thanks to @FitOptiVis, @MegaMart2_ECSEL and @ECSEL_C4D for supporting

Reply on Twitter 1250335985063219202 Retweet on Twitter 12503359850632192023 Like on Twitter 12503359850632192025 Twitter 1250335985063219202